This job has been expired a while ago. Please use your discretion.
BASIC

Lead Engineer Physical Design

Noida
Posted on: 28 Aug 2021

Job details


  • NATURE OF JOB Remote — WFH
  • CATEGORY Programming
  • SALARY RANGE Best in the industry Annual
  • EXPERIENCE 1 – 3 Years
  • JOB TYPE Full Time
  • REGIONAL PREFRENCES India
  • NO. OF VACANCIES 1

Job description


Company:< strong>< strong>Qualcomm India Private Limited

Job Area:< strong>< strong>Engineering Group, Engineering Group > Hardware Engineering

Job Overview:

< strong>< strong>Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

General Summary

< u>< strong>Job Function General Responsibilities "Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

Qualcomm GPU team is actively seeking candidates for several physical design engineering positions. Graphics HW team in Bangalore is part of a worldwide team responsible for developing and delivering GPU solutions which are setting the benchmark in mobile computing industry.Team is involved in Architecture, Design, Verification, implementation and Productization of GPU IP COREs that go into Qualcomm Snapdragon SOC Products used in Smartphone, Compute, Automotive, AR VR and other low power devices. Qualcomm has strong portfolio of GPU COREs and engineers get an opportunity to work with world class engineering team that leads industry through innovation and disciplined execution.

As a Graphics physical design engineer, you will innovate, develop, and implement GPU cores using state-of-the-art tools and technologies. You will be part of a team responsible for the complete Physical Design Flow and deliveries of complex, high-speed, low power GPU COREs. Tasks also involve the development and enablement of low power implementation methods, customized P&R to achieve area reduction and performance goals. Additional responsibilities in this role involves good understanding of functional, test (DFT) mode constraints for place and route, floorplanning, power planning, IR drop analysis, placement, multi-mode & multi-corner (MMMC) clock tree synthesis, routing, timing optimization and closure, RC extraction, signal integrity, cross talk noise and delay analysis, debugging timing violations for multi-mode and multi-corner designs, implementing timing fixes, rolling in functional ECOs, debugging and fixing violations and formal verification.

The individual also should have deep knowledge on scripting and software languages including PERL TCL, Linux Unix shell and C. This individual will design, verify and delivers complex Physical Design solutions from netlist and timing constraints to the final product."

Minimum Qualifications "
  • Bachelor's Master’s degree in Electrical Electronic Engineering from reputed institution< li>
  • 10+ years of experience in Physical Design Implementation"

    < li> < ul>Preferred Qualifications * "
    • Physical Implementation activities for high performance GPU Core, which includes Floor-planning, Place and Route, CTS, Formal verification, Physical Verification (DRC LVS), PDN, Timing Closure and power optimization.< li>
    • Should have good exposure to PD implementation of PPA critical Cores and making right PPA trade-off decisions.< li>
    • Strong expertise in timing convergence of high frequency data-path intensive Cores and advanced STA concepts< li>
    • Well versed with the Block level PnR convergence with Synopsys ICC2 Cadence Innovus and timing convergence in PTSI Tempus in latest technology nodes< li>
    • Good understanding of clocking architecture.< li>
    • Should be able work in close collaboration with design, DFT and PNR teams and resolve issues wrt constraints validation, verification, STA, Physical design, etc.< li>
    • Well versed with Tcl Perl Scripting< li>
    • Experience of working as part of a larger team and working towards project milestones and deadlines; Handle technical deliverables with a small team of engineers.< li>
    • Strong problem-solving skills and good communication skills.

      < li> < ul>"

      Job Function General Responsibilities "Qualcomm is a company of inventors that unlocked 5G ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. But this is just the beginning. It takes inventive minds with diverse skills, backgrounds, and cultures to transform 5Gs potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

      Qualcomm GPU team is actively seeking candidates for several physical design engineering positions. Graphics HW team in Bangalore is part of a worldwide team responsible for developing and delivering GPU solutions which are setting the benchmark in mobile computing industry.Team is involved in Architecture, Design, Verification, implementation and Productization of GPU IP COREs that go into Qualcomm Snapdragon SOC Products used in Smartphone, Compute, Automotive, AR VR and other low power devices. Qualcomm has strong portfolio of GPU COREs and engineers get an opportunity to work with world class engineering team that leads industry through innovation and disciplined execution.

      As a Graphics physical design engineer, you will innovate, develop, and implement GPU cores using state-of-the-art tools and technologies. You will be part of a team responsible for the complete Physical Design Flow and deliveries of complex, high-speed, low power GPU COREs. Tasks also involve the development and enablement of low power implementation methods, customized P&R to achieve area reduction and performance goals. Additional responsibilities in this role involves good understanding of functional, test (DFT) mode constraints for place and route, floorplanning, power planning, IR drop analysis, placement, multi-mode & multi-corner (MMMC) clock tree synthesis, routing, timing optimization and closure, RC extraction, signal integrity, cross talk noise and delay analysis, debugging timing violations for multi-mode and multi-corner designs, implementing timing fixes, rolling in functional ECOs, debugging and fixing violations and formal verification.

      The individual also should have deep knowledge on scripting and software languages including PERL TCL, Linux Unix shell and C. This individual will design, verify and delivers complex Physical Design solutions from netlist and timing constraints to the final product."

      Minimum Qualifications "
      • Bachelor's Master’s degree in Electrical Electronic Engineering from reputed institution< li>
      • 10+ years of experience in Physical Design Implementation"

        < li> < ul>Preferred Qualifications * "
        • Physical Implementation activities for high performance GPU Core, which includes Floor-planning, Place and Route, CTS, Formal verification, Physical Verification (DRC LVS), PDN, Timing Closure and power optimization.< li>
        • Should have good exposure to PD implementation of PPA critical Cores and making right PPA trade-off decisions.< li>
        • Strong expertise in timing convergence of high frequency data-path intensive Cores and advanced STA concepts< li>
        • Well versed with the Block level PnR convergence with Synopsys ICC2 Cadence Innovus and timing convergence in PTSI Tempus in latest technology nodes< li>
        • Good understanding of clocking architecture.< li>
        • Should be able work in close collaboration with design, DFT and PNR teams and resolve issues wrt constraints validation, verification, STA, Physical design, etc.< li>
        • Well versed with Tcl Perl Scripting< li>
        • Experience of working as part of a larger team and working towards project milestones and deadlines; Handle technical deliverables with a small team of engineers.< li>
        • Strong problem-solving skills and good communication skills.

          < li> < ul>"

          Education

          < u>< strong>Minimum Qualifications

          < strong>Bachelors - Computer Science, Bachelors - Engineering, Bachelors - Information Systems

          Work Experiences

          < u>< strong>5+ years Hardware Engineering experience or related work experience.

          Skills

          < u>< strong>Certifications:

          < u>Education

          < u>< strong>Preferred Qualifications

          < strong>Masters - Computer Science, Masters - Engineering, Masters - Information Systems

          Work Experiences

          < u>< strong>2+ years experience with circuit design (e.g., digital, analog, RF). ,8+ years Hardware Engineering experience or related work experience. ,1+ years in a technical leadership role with or without direct reports. ,2+ years experience with hardware design and measurement instruments such as oscilloscopes, spectrum analyzers, RF tools, etc. ,2+ years experience utilizing schematic capture and circuit simulation software.

          Skills

          < u>< strong>Computer Science, DSP Architectures, Electrical Engineering, Optical Systems, Packaging Systems

          Applicants< strong>: If you need an accommodation, during the application hiring process, you may request an accommodation by sending email to accommodationsupport

          < u>To all Staffing and Recruiting Agencies< strong>:Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes applications.

          If you would like more information about this role, please contact Qualcomm Careers . < div>< body>< html>

Similar Programming Jobs

Magento Developer

Salary Range: ₹8 – 11 Lakhs Annual
  • Job summary:we are looking for an experienced and passionate magento developer to join our development team....

Wordpress 11

Salary Range: ₹15 – 25 Lakhs Annual
  • Description